

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
2 October 2003 (02.10.2003)

PCT

(10) International Publication Number
WO 03/081857 A1

(51) International Patent Classification⁷: H04L 12/56, 12/46

(21) International Application Number: PCT/US03/06641

(22) International Filing Date: 4 March 2003 (04.03.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 10/103,470 20 March 2002 (20.03.2002) US

(71) Applicant: INTEL CORPORATION [—/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors: NAVADA, Murali; 3707 Poinciana Drive, #M1101, Santa Clara, CA 95051 (US). KURUPATI, Sreenath; 2016-3 Klamath Avenue, Santa Clara, CA 95051 (US).


(74) Agents: MALLIE, Michael, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: VLAN TABLE MANAGEMENT FOR MEMORY EFFICIENT LOOKUPS AND INSERTS IN HARDWARE-BASED PACKET SWITCHES



(57) **Abstract:** Described herein is a method and apparatus for memory efficient fast VLAN lookups and inserts in hardware-based packet switches. A table management engine (TME) is introduced into the switches to accelerate date searches and management. The TME manages a memory which is devided into two tables, one containing the data entries ("data entry table" 203), one containing the pointers and validity bits ("pointer table" 205). The TME comprises a reader hasher (206), an executive table engine (208), a free list engine (210) and a control element (214). The reader hasher obtains content from a key, which can be a VLAN rule. The executive table engine uses the key content to address a pointer location in memory to retrieve the data. The executive table engine is also responsible for writing /deleting data into the memory and for pointers management.

WO 03/081857 A1